
# **Pseudocode sequence for ARM Debug Interface using JTAG DAP:**

1. [Check DAP Port is accessible?](#DAP_port_accessible)
2. [If DAP Port is locked, unlock it using the challenge/response mechanism](#unlock_chal_rsp)
3. [Initialise the DAP](#init_DAP)
4. [Find the supported MEM-AP’s](#Scan_MEM_AP)
5. [Configure DP for Selecting AP & AP’s Register bank](#Configure_DP)

Before accessing AP’s register , you need to configure DP’s register for selecting the AP and AP’s register bank

1. [Read/Write Access of AP’s Register](#Read_Write_Access_AP)
2. [How to access CPU Register via APB-AP](#access_CPU_Register_via_APB_AP)
3. [How to access resource connected to system bus via AHB-AP](#resource_connectedto_system_bus_via_AHB)
4. [How to execute instruction via APB-AP](#instruction_via_APB_AP)
5. [Error Handling](#ErrorHandling)
6. [Reference](#References)

****

**Bit stream :** LSB shift out first in little endian format.

Example: While DBGTAPSM is in the Shift-IR state, the IR scan chain advances one bit for each rising edge of TCK. This means that on the first tick:

— The LSB of the IR scan chain is output on DBGTDO.

— Bit[1] of the IR scan chain is transferred to bit[0].

— Bit[2] of the IR scan chain is transferred to bit[1].


— Similarly, for every other bit n of the IR scan chain, bit[n] of the scan chain is transferred to bit[n-1].

— The value on DBGTDI is transferred to the MSB of the IR scan chain.

1. Check DAP Port is accessible: (Assumes TAP is accessible)

Make Access to one of the DAP Register (DAP IDR) or CPU/System Memory Map Register or Addr via APB-AP which values know to be not all zeros, if its reads out all zeros concludes Port is locked.

1. To unlock the challenge/response mechanism:



1. [Initialise the DAP](#dap_dp_init)
   1. Power Domain is enabled: Debug(Resouce or Component) + system
   2. Set CTRL/STAT.TRNMODE= 0b00 Normal operation. After a powerup reset, the value of this field is UNKNOWN.
   3. CSW.DeviceEn, Print the status of this signal – Print Warning message if its disabled
   4. CSW.DbgSwEnable Print the status of this signal
   5. Clear Sticky Error bit
   6. Enable Overrun Detection

Code snippet: [Click here](#dap_dp_init)

1. Find the Address offset of MEM-AP’s(generalisation)
   1. Scan the list of AP’s and find out MEM-AP using ID Register
   2. Check the Class ID value in IDR Register
   3. Store the AP ID offset for detected type id
   4. Code: [Click here](#dap_mem_ap_scan)
2. Configure DP for Selecting AP & AP’s Register bank
   1. • Use a DP (AP\_SELECT)register write to set :
      1. — SELECT.APSEL to “Your AP ID”
      2. — SELECT.APBANKSEL to “Your Reg. Bank ID”.
         1. 0: 0x0-0xc,
         2. 1:0x10-0x1c,
         3. 2:0x20-0x2c
         4. 3:0x30-0x3c
   2. Code: [Click here](#dap_select_ap)
3. Read/Write Access of AP’s Register
   1. The DP SELECT register addresses a MEM-AP with a connection to the Memory Map Register Resource.
   2. The AP TAR addresses the Address of the register of Resource.
   3. Perform an AP write to DRW with the Data to Write/Read:
      1. If AP is ready, so the DP returns an OK/FAULT ACK response. Check CSW.TrInProg for status.
      2. Else Wait ACK Response -> retry the DPACC or APACC access.
   4. The TAR addresses the Address of the register of Resource, and the AP access consists of a write/read to the DRW.
      1. Therefore, the AP initiates a write/read to the Memory Map Register through its connection to the Resource
   5. Transfer of Write/Read completes.
   6. Code: [Click here](#WriteMemMappedRegister)
4. How to access CPU Register via APB-AP
   1. To activate APB-AP : Configure DP’s SELECT Register for APB-AP and APB-AP’s Register bank for TAR
   2. Write TAR of APB-AP with CPU Register Address
   3. Write/Read to DRW of APB-AP will do a access to CPU Register
   4. Incase of Read access, capture the read response via Capture-DR /Shift-DR state
   5. Code: [click here](#WriteMemMapped_Register)
5. How to access resource connected to system bus via AHB-AP
   1. To activate AHB-AP : Configure DP’s SELECT Register for AHB-AP and AHB-AP’s Register bank for TAR
   2. Write TAR of AHB-AP with CPU Register Address
   3. Write/Read to DRW of AHB-AP will do a access to resource connected to System Bus
   4. In-case of Read access, capture the read response via Capture-DR /Shift-DR state
   5. Code: [click here](#WriteResetReason)
6. How to execute instruction via APB-AP

For example: To issue an instruction STR R0, [R1] to CPU ; R0=0xABCDABCD, R1=0x80000000

3 steps involved:

• Load R0 register with 0xABCDABCD

• Load R1 register with 0x08000000

• Execute STR R0, [R1] instruction

Cortex Debug Memory-Mapped Registers shall be used : DTRRX,ITR , DSCR , DTRTX , DRCR

Steps: Enter the Debug state using DRCR

1. Activate APB-AP
2. Set the APB-AP TAR = DTRRX address to access DTRRX
   1. Write 0x80001080 to APB-AP. TARregister.0x80001080 is the address for DTRRX register in the CPU's debug component. All CoreSight debug components are memory mapped according to the ROM table. Each entry in the ROM table specifies the offset address of each debug component from the base address of the ROM table. The offset address for the ARM core is 0x1000.The base address of the ROM table is 0x80000000. Adding 0x80000000 to 0x1000 gives the base address of the ARM core debug component.0x80is the offset address of the DTRRX register in the ARM core's debug component.
3. Set the APB-AP data to write: DRW=0xABCDABCD
   1. Write0xABCDABCDto APB-AP.DRWregister.
4. Execute CPU instruction to move the data in DTRRX register to R0 register:
   1. Write 0x80001084 to APB-AP’s TAR register. 0x80001084 is the address for ITR register in the CPU's debug component.
   2. Write the opcode for 'MRC p14,0, r0, c0, c5, 0' to APB-Aps’ DRW. Assume opcode is 0xXXXXXXXX. This operation initiates the value 0xXXXXXXXX to be written to the ITR register.
   3. CPU executes the instruction. When the instruction execution completes, the value 0xABCDABCD is stored to R0 register.
5. Set the APB-AP TAR = DTRRX address to access DTRRX:
   1. Write 0x80001080 to APB-AP’s TAR register 0x80001080 is the address for DTRRX register in the CPU's debug component.
6. Set the APB-AP data to write: Write R1’s value to DTRRX
   1. Write0x08000000to APB-AP.DRWregister. This operation initiates the value of 0x08000000to be written to DTRRXregister in the CPU via the Debug APB bus.
7. Execute CPU instruction to move the data in DTRRXregister to R1 register:
   1. First, write 0x80001084 to the APB-AP’s TAR register.0x80001084 is the address for the ITR register in the CPU's debug component.
   2. Second, write the opcode for 'MRCp14,0, r1, c0, c5, 0' to APB-APs’ DRW. Assume opcode is 0xXXXXXXXX. This operation initiates the value 0xXXXXXXXX to be written to the ITR register.
   3. CPU executes the instruction. When the instruction execution completes, the value 0x08000000 is stored to R1 register.
8. Set the APB-AP address to access: TAR = ITR address
   1. Write0x80001084to the APB-AP’s TARregister.0x80001084is the address for the ITR register in the CPU's debug component.
9. Set the APB-AP data to write: Write the Opcode of STR R0,[R1] to DRW to load in to ITR
   1. • Write the opcode for 'STRR0, [R1]'to APB-AP.DRW. Assume opcode is 0xXXXXXXXX.
   2. • The CPU executes the instruction. When the instruction execution ccompletes, the value 0xABCDABCD is written to the memory address 0x08000000.
10. Check the status of Memory write operation using DSCR and exit the Debug state using DRDR.
11. Error Handling
    1. Read and write errors

A read or write error can occur in the DAP or in the resource being accessed. In either case, when the error is detected, the Sticky Error flag CTRL/STAT.STICKYERR is set to 0b1.

For example, a read or write error might occur if the debugger makes an AP transaction request while the debug power domain is powered down. See Power and reset control on page B1-46 for information about power domains.

* 1. STICKYERR, Sticky flags and DP error responses

Sticky flags signal transaction errors and are persistent between transactions. When set, a sticky flag remains set

until the debugger actively clears it, even if the condition that caused the flag to be set no longer applies.

After performing a series of APACC transactions, a debugger must check the CTRL/STAT register to check if an

error occurred. If the debugger finds that a sticky flag is set, it clears the flag, and, if necessary, initiates extra

APACC transactions to determine why the sticky flag was set. Because the flags are sticky, the debugger does not

have to check the flags after every transaction, and must only check the CTRL/STAT register periodically, which

reduces the overhead of checking for errors.

When an error is flagged, the current transaction

JTAG-DP, all implementations

• Access is R/W1C.

• To clear STICKYCMP to 0b0, write 0b1 to it, which signals the DP to clear the

flag and set it to 0b0. A single write of the CTRL/STAT register can be used to

clear multiple flags if necessary.

STICKYCMP can also be cleared using the ABORT.STKERRCLR field.

B2 DP Reference Information

B2.2 DP register descriptions

ARM IHI 0031D Copyright © 2006, 2009, 2012, 2013, 2017 ARM Limited or its affiliates. All rights reserved. B2-59

ID030917 Non-Confidential

SW-DP, all implementations, and JTAG-DP, DPv1 and higher

• Access is RO/WI.

• To clear STICKYCMP to 0b0, write 0b1 to the ABORT.STKCMPCLR field in the

ABORT register. A single write of the ABORT register can be used to clear

multiple flags if necessary.

* 1. STICKYORUN,
  2. TrInProg, bit[7]

Transfer in progress. This field has one of the following values:

0b0 The connection to the memory system is idle.

0b1 A transfer is in progress on the connection to the memory system.

After an ABORT operation, debug software can read this bit to check whether the aborted transaction completed.

1. References

* ARM IHI0031C\_debug\_interface\_as.pdf
* ARM DDI0314H\_coresight\_components\_trm.pdf
* <https://simba-os.readthedocs.io/en/latest/library-reference/drivers/network/jtag_soft.html>
* <http://openocd.org/doc/pdf/openocd.pdf>
* <http://openocd.org/doc/doxygen/html/arm__adi__v5_8h_source.html>
* Google Test Framework

<https://github.com/eerimoq/simba/blob/master/tst/drivers/software/network/jtag_soft/main.c>

<https://paginas.fe.up.pt/~jmf/hibu2k2/contents/contents.htm>

**Int main( void ){**

mem\_ap\_t mem\_ap; /\* list of mem ap \*/

/\* Init DAP DP \*/

dap\_dp\_init();

/\* Scan and find out the AP offset for MEM-AP \*/

dap\_mem\_ap\_scan(&mem\_ap);

/\* After finding valid mem-ap , select one accordingly \*/

If (false == WriteResetReason( ResetReasonAddr , ValueToWrite )) {

LOG(“ Writing Reset Reason Failed ”);

Return ;

}

If (false == WriteMemMappedRegister(ResetRegisterAddr , ValueToWrite)){

LOG(“Reset Command Execution Failed”);

Return;

}

LOG(“Reset Executed Successfully”)

}

Bool WriteMemMappedRegister(Addr , Val ){

If (AP\_TYPE\_INVALID != mem\_ap.apb)

{

dap\_select\_ap(mem\_ap.apb) // this is implementation specific

ap\_write( MEM\_AP\_REG\_TAR, Value=Addr)

ap\_write( MEM\_AP\_REG\_DRW, Value=Val)

ap\_Capture(&AckDrw)

return is\_write\_Done() ;

}

return false;

}

bool WriteResetReason(ResetReasonAddr, ValueToWrite){

If (AP\_TYPE\_INVALID != mem\_ap.ahb)

{

dap\_select\_ap(mem\_ap.ahb) // this is implementation specific

ap\_write( MEM\_AP\_REG\_TAR, Value=ResetReasonAddr)

ap\_write( MEM\_AP\_REG\_DRW, Value=ValueToWrite)

return is\_write\_Done() ;

}

return false;

}

**dap\_dp\_init(){**

int dp\_ctrl\_stat=0x0;

// Enable Power Domain

dp\_ctrl\_stat |= CDBGPWRUPREQ;

dp\_ctrl\_stat |= CSYSPWRUPREQ;

dp\_write(DP\_CTRL\_STAT, &dp\_ctrl\_stat)

LOG("DAP: wait CDBGPWRUPACK & CSYSPWRUPACK ");

dp\_poll(DP\_CTRL\_STAT , (CDBGPWRUPACK|CSYSPWRUPACK))

dp\_ctrl\_stat=0x0;

// clear sticky error

dp\_ctrl\_stat |= SSTICKYERR;

// Enable Overrun Detection

dp\_ctrl\_stat |= CORUNDETECT

dp\_write(DP\_CTRL\_STAT, &dp\_ctrl\_stat)

}

**dp\_write(reg, val){**

Ir\_write(DPACC)

switch(reg)

{

Case: DP\_AP\_SELECT:

dr\_write( val<<33 | (0x8 >> 2)<< 1)

}

}

**dap\_select\_ap(ap\_num, ap\_bank\_id)**{

dp\_write(DP\_AP\_SELECT,( (ap\_num<<24)|(ap\_bank\_id<<4)))

}

void **dap\_mem\_ap\_scan**(mem\_ap\_t \* mem\_ap)

{

{

int val = dap\_find\_memap(AP\_TYPE\_AHB\_AP);

if(val == AP\_TYPE\_INVALID ) LOG(“Inavlid AHB AP Found ”);

mem\_ap->ahb=val;

val = dap\_find\_memap(AP\_TYPE\_APB\_AP);

if(val == AP\_TYPE\_INVALID ) LOG(“Inavlid APB AP Found ”);

mem\_ap->apb =val;

val = dap\_find\_memap(AP\_TYPE\_AXI\_AP);

if(val == AP\_TYPE\_INVALID ) LOG(“Inavlid AXI AP Found ”);

mem\_ap->axi =val;

val = dap\_find\_memap(AP\_TYPE\_JTAG\_AP);

if(val == AP\_TYPE\_INVALID ) LOG(“Inavlid JTAG AP Found ”);

mem\_ap->jtag =val;

}

}

**int** **dap\_find\_memap(type\_to\_find)**

{

/\* Maximum AP number is 255 since the SELECT register is 8 bits \*/

for (uint32\_t ap\_num = 0; ap\_num <= 255; ap\_num++) {

uint32\_t id\_val = 0;

retval = dap\_select\_ap(ap\_num,0xF )

retval = ap\_read(AP\_REG\_IDR,&id\_val)

/\* IDR bits:

\* 31-28 : Revision

\* 27-24 : JEDEC bank (0x4 for ARM)

\* 23-17 : JEDEC code (0x3B for ARM)

\* 16-13 : Class (0b1000=Mem-AP)

\* 12-8 : Reserved

\* 7-4 : AP Variant (non-zero for JTAG-AP)

\* 3-0 : AP Type (0=JTAG-AP 1=AHB-AP 2=APB-AP 4=AXI-AP)

\*/

if ((retval == ERROR\_OK) && /\* Register read success \*/

((id\_val & IDR\_JEP106) == IDR\_JEP106\_ARM) && /\* Jedec codes match \*/

((id\_val & IDR\_CLASS) == AP\_CLASS\_MEM\_AP) && /\* Class Match \*/

((id\_val & IDR\_TYPE) == type\_to\_find)) { /\* type matches\*/

LOG("Found %s at AP index: %d (IDR=0x%08" ")",

(type\_to\_find == AP\_TYPE\_AHB\_AP) ? "AHB-AP" :

(type\_to\_find == AP\_TYPE\_APB\_AP) ? "APB-AP" :

(type\_to\_find == AP\_TYPE\_AXI\_AP) ? "AXI-AP" :

(type\_to\_find == AP\_TYPE\_JTAG\_AP) ? "JTAG-AP" : "Unknown",

ap\_num, id\_val);

return ap\_num;

}

}

return AP\_TYPE\_INVALID ;

}

#define DP\_CTRL\_STAT BANK\_REG(0x0, 0x4) /\* DPv0+: rw \*/

#define SSTICKYERR (1UL << 5)

#define CORUNDETECT (1UL << 0)

#define CDBGPWRUPREQ (1UL << 28)

#define CDBGPWRUPACK (1UL << 29)

#define CSYSPWRUPREQ (1UL << 30)

#define CSYSPWRUPACK (1UL << 31)

/\* MEM-AP register addresses \*/

#define MEM\_AP\_REG\_CSW 0x00

#define MEM\_AP\_REG\_TAR 0x04

#define MEM\_AP\_REG\_TAR64 0x08 /\* RW: Large Physical Address Extension \*/

#define MEM\_AP\_REG\_DRW 0x0C /\* RW: Data Read/Write register \*/

#define MEM\_AP\_REG\_BD0 0x10 /\* RW: Banked Data register 0-3 \*/

#define MEM\_AP\_REG\_BD1 0x14

#define MEM\_AP\_REG\_BD2 0x18

#define MEM\_AP\_REG\_BD3 0x1C

#define MEM\_AP\_REG\_MBT 0x20 /\* --: Memory Barrier Transfer register \*/

#define MEM\_AP\_REG\_BASE64 0xF0 /\* RO: Debug Base Address (LA) register \*/

#define MEM\_AP\_REG\_CFG 0xF4 /\* RO: Configuration register \*/

#define MEM\_AP\_REG\_BASE 0xF8 /\* RO: Debug Base Address register \*/

/\* Generic AP register address \*/

#define AP\_REG\_IDR 0xFC /\* RO: Identification Register \*/

#define IDR\_JEP106 (0x7FFUL << 17)

#define IDR\_TYPE (0xFUL << 0)

#define IDR\_JEP106\_ARM 0x04760000

#define IDR\_CLASS (0xFUL << 13)

#define DP\_SELECT BANK\_REG(0x0, 0x8) /\* DPv0+: JTAG: rw; SWD: wo \*/

/\*

\* MEM Access Port types

\*/

typedef struct mem\_ap {

uint8\_t jtag; /\* JTAG-AP - JTAG master for controlling other JTAG devices \*/

uint8\_t ahb ; /\* AHB Memory-AP \*/

uint8\_t apb ; /\* APB Memory-AP \*/

uint8\_t axi ; /\* AXI Memory-AP \*/

} mem\_ap\_t;

/\*

\* Access Port classes

\*/

enum **ap\_class** {

AP\_CLASS\_NONE = 0x00000, /\* No class defined \*/

AP\_CLASS\_MEM\_AP = 0x10000, /\* MEM-AP \*/

};

/\*

\* Access Port types

\*/

enum **ap\_type** {

AP\_TYPE\_JTAG\_AP = 0x0, /\* JTAG-AP - JTAG master for controlling other JTAG devices \*/

AP\_TYPE\_AHB\_AP = 0x1, /\* AHB Memory-AP \*/

AP\_TYPE\_APB\_AP = 0x2, /\* APB Memory-AP \*/

AP\_TYPE\_AXI\_AP = 0x4, /\* AXI Memory-AP \*/

AP\_TYPE\_INVALID = -1, /\* Invalid Memory-AP \*/

};